Abstract-A Cognitive Radio is the final point of softwaredefined radio platform evolution : a fully reconfigurable radio that changes its communication modules depending on network and/or user demands. His definition on reconfigurability is very broad and we only focus on the heterogeneous reconfigurable hardware platform for Cognitive Radio. Software Defined Radio (SDR) basically refers to a set of techniques that permit the reconfiguration of a communication system without the need to change any hardware system element. The goal of Software Defined Radio is to produce communication devices which can support several different services. These terminals must adapt their hardware structure in function of the wireless networks such as GSM, UMTS, wireless LAN standards like IEEE 802.11a/b/g As a consequence, NoC offer good perspectives to future SoC in the way to satisfy SDR concept. Conception, validation and evaluation of solutions for NoC design (mapping of cores, topology, FIFO and link sizes) is conducted through simulations. We are proposing to extend the NoC structure to a FPGA where PR (Partial Reconfiguration) is used to dynamically reconfigure the requested IP block of the telecommunication chain. This work is part of our contribution for E2RII project and IDROMEL project.
I. INTRODUCTION
As already foreseen by Mitola [1] , a Cognitive Radio is the final point of software-defined radio platform evolution : a fully reconfigurable radio that changes its communication modules depending on network and/or user demands. His definition on reconfigurability is very broad and we only focus on the heterogeneous reconfigurable hardware platform for Cognitive Radio. Software Defined Radio (SDR) basically refers to a set of techniques that permit the reconfiguration of a communication system without the need to change any hardware system element. The goal of Software Defined Radio is to produce communication devices which can support several different services. These terminals must adapt their hardware structure in function of the wireless networks such as GSM, UMTS, wireless LAN standards like IEEE 802.11a/b/g, etc.
As a consequence, communication systems have to integrate more and more functionalities under the constraint of time to market which have to be keep shorter as possible. For example, cell phone integrates plenty of applications like mp3 player, camera, video recorder, wireless communication (bluetooth, WiFi, IR, etc.), games, in addition to its basic functionality. These System on Chip (SoC) have to embed all these new applications and the different standards of communication (GSM, UMTS, 3G, etc.). By this way, the silicon requirements for this SoC increase dramatically, implying also a bigger power consumption. It is necessary to bring flexible solutions for these SoC application requirements in the aim to propose the best trade-off as possible between performance, area, power consumption and hardware resources. Software Define Radio (SDR) approach represents an essential evolution of communication systems to tackle the growing demands of systems interoperability and services convergence of multistandards environment.
These evolutions are mainly driven by silicon progress which offered more and more hardware resources to the future electronics devices. One of our approach, is to analyzed several standards of telecommunication like GSM, UMTS or 3G and point out the common operators between these standards. After that, a SDR platform could be realized by reallocating processing elements onto the heterogenous platform in the way to switch from one standard to an another one by reusing the common elements. So, Software Defined Radio systems (SDR System) need to be reconfigurable to address the needs of flexibility and adaptability of SDR applications [2] .
Moreover, current wireless applications architectures are composed of several heterogenous resources (DSP, GPP, FPGA, etc.). There are several reasons for dealing with different types of resources that compose a SDR System. Application requirements, for example processing demands, have to be managed properly to optimized correctly the use of hardware resources in the way to reach the expected performances, reducing power consumption and increasing efficiency. These constraints can be achieved by designing systems mixing processors, DSP, FPGA, or any other type of reconfigurable computing resources. With this kind of heterogenous architecture, it is easier to efficiently meet the requirements of the large variety of signal processing. On the other hand, a methodology have to be used to correctly manage dynamic resource allocation.
In this article, we propose to use our reconfigurable flow applied to the FAUST [3] NoC developped by the CEA LETI. We apply this method onto a mixed platform (ASIC and FPGA) using the NoC as the common media of communication. The final point of this work is to reconfigure dynamically a channel coder and a mapping resource into a FPGA varying the SNR of the channel transmission quality using a noise generator inserted between the TX and the RX part.
The remainder of this paper is organized as follows. In the section II we present the telecommunication chain used which have been developed and validated in previous European project 4MORE [4] . In section III, we present the NoC architecture used. Then in section IV, we present the partial reconfiguration flow used to realize the implementation of our SDR approach onto the FAUST NoC architecture.
II. RADIO COMMUNICATION APPLICATION
As mentioned before, the radiocommunication chain used on the development board have been developed and implemented in the 4MORE project. This telecommunication chain aims at propose algorithm solution to satisfy the future constraints of the 4G standards (100Mb/s at 3Km/h and 10Mb/s at 300Km/h). Future telecommunication systems need to be more and more powerful with greater bandwidth, higher mobility and autonomy to answer the needs of a growing market. Performance and optimized power consumption are still the key factors for those systems. These new systems have to be the most flexible as possible and have to support multiple standards to allow evolution and updating of SoC. Such constraints imply a radical change on present design methodologies for future SoC designs. A high-performance candidate for future mobile systems is the Multi-Carrier Code Division Multiple Access (MC-CDMA) technique. This new modulation technique brings new algorithms and computation constraints. Designers have to deal with these requirements for implementation.
The architecture solution that have been retained during the 4MORE project was the FAUST NoC architecture (this architecture will be detailed in section III). This architecture offers good possibilities for switching from one standard to an another one by reusing the common elements. This architecture suits perfectly to the Software Defined Radio (SDR) philosophy which allows the reconfiguration of communications without the need to change any hardware system elements.
This Baseband modem is based on MC-CDMA technique. It implements different processing chain schematically presented on figure 1. The different functions in the physical layer impose strong constraints on IP blocks concerning power calculation, performances and complexity.
Each IP block have been realized in VHDL, each one plugged on only one router of the NoC. The placement of each IP block onto the NoC in adequacy with the timing constraints of the frame have been part of previous works [5] , [6] . The For video transmission demonstration (section V), an IP block have been placed inside one FPGA in the way to generate noise on channel transmission between TX and RX part. This block is mandatory due to the fact that no RF implementation is made on the demonstration board. The following section detailed briefly the FAUST NoC architecture used.
III. FAUST NOC ARCHITECTURE
NoC are emerging solutions for future on-chip interconnections and a lot of investigations have been done in this field for the last ten years [7] . NoC are flexible, and offer significant aggregated bandwidth since they allow simultaneous communications. A solution based on independent data processing units interconnected by a NoC seems the most appropriate for a high data rate Baseband system. In the context of radio telecommunication applications, specific characteristics can be taken into account to have a well adapted network.
Data processing units are specialized and traffic is rather predictable, as a consequence, communications are often short and by burst, so packet switching is preferable to circuitswitching since no connection time is needed, which is timeconsuming. So the NoC FAUST uses wormhole switching mode [8] with a credit based control flow. It has low latency, saves memory buffers and, with an appropriate routing algorithm, deadlock are avoided [9] . Functional units are connected to the network through a network interface (NI), see by use of credits to fill input FIFO and empty output FIFO of the application cores (HW or SW). NoC architecture is well adapted to radiocommunication application because it decouples computing and data flow from communications. In partial reconfiguration that will be detailed in next section (section IV), we need to implement a CPU manager in the way to manage correctly the order of reconfiguration and send the acknowledge to application layer manage by the host. The FPGA used for the demonstration are 2 virtex4 LX100 from XILINX, and we used the MicroBlaze soft processor provided by Xilinx for the partial reconfiguration management.
IV. PARTIAL RECONFIGURATION APPROACH
In this section, we are going to detail the partial reconfiguration flow applied onto the NoC architecture. First, we are going to present the basis for managing the partial hardware reconfiguration of the FPGA. Then we present the reconfiguration flow integrated in the whole chain to interact properly with the application layer.
A. Partial hardware reconfiguration management
Xilinx silicon technology allows to the designer to define partial area binding to the rest of the design by Busmacro (Figure 4) . Each IP block that composed the top design is synthesized separately and then integrated into the Planahead tool from xilinx. This tool have the particularity to allow to the designer to realize a modular conception with specific placement constraints, but it allows too to generate partial reconfiguration files that are mandatory for partial reconfiguration. Then each partial reconfiguration stream allows to reconfigure a part of the design under run on the FPGA without modifying the rest of the design. As a consequence, this concept allows to change dynamically a design and adapt the processing treatment regarding the context of the application under run. Typically, in our application, regarding the SNR, if the channel transmission quality is decreasing, then we can move the design from context 2 to 1 to avoid data or transmission loss. To manage this partial reconfiguration flow, we use the MicroBlaze processor from xilinx to send the bitstream to the ICAP component. The ICAP component allows to change the state of the configuration plan of the FPGA. The two bitstreams are stored in RAM, and the appropriate bitstream is send to the ICAP component, in 8 bits mode, when the application layer request a context change. We used an OPBEMC to manage read and write with the external SRAM, a GPIO bus to communicate with the ICAP primitive and a FSL link to connect the NI wrapper to communicate through the NoC (order of reconfiguration or acknowledge of reconfiguration). In the next part, we are going to briefly detailed the reconfiguration flow apply inside the video application management of the demonstration board.
B. Reconfiguration approach
As mentioned before, the NoC use is a wormhole packet switching type with a QoS in BE. Considering the treatment chain, the data treatment is repetitive. As a consequence, it is necessary to periodically reconfigure the amount of credit and data inside each NI of each resources activated inside the NoC. This task is launch by the application layer connected to the board through an ethernet port. Each slot in composed of 32 OFDM symbols, with a duration time of T SLOT = 0.667ms. So the order of partial reconfiguration is sent to the MicroBlaze, when host application require it (depending of the SNR value). Partial bitstreams are sent by the application layer through the NoC by the ethernet controller and placed in RAM by the MicroBlaze at the setup of the board. This reconfiguration flow is integrated inside the video application layer and it could be modified easily due to the portability of the flow. We described briefly the video application used to demonstrate the feasibility of our method and the possible extension to the other block of the chain (FFT, MIMO encoder, etc.).
V. VIDEO DEMONSTRATION APPLICATION
The video application proposed for our implementation consist in sending a video movie, from the host PC, through the ethernet port linked to the demonstration board. The data stream is process by the TX-RX modem and the video stream is sent back to the host PC by the ethernet link. Both video streams are displayed simultaneously on the Host PC screen to have a visual proof of the channel transmission quality. The GUI offers the possibility, through a cursor, to dynamically increase or decrease the SNR of the channel transmission. This action allows to see the dynamic context change when the application layer takes the decision to send the order of partial reconfiguration to the MicroBlaze regarding the SNR level. A screen shot of the GUI is presented on Figure 5 . These In this paper we have presented our partial reconfiguration flow applied to a NoC using a 4G telecommunication chain. This demonstration allows us to validate our approach. We have validated the partial reconfiguration flow with simple resource but the methodology could be extended to any other resource, like an FFT for example. Future works on this study plan to use the OPBHWICAP implenting the ICAP in 32bits mode to decrease reconfiguration time. We are also working on partial reconfiguration flow using an heterogenous platform (DSP and FPGA) using Syndex tool for reallocation of resources [10] .
